

## 5V Low Power CMOS SRAM 128 x 8 Bit

### ■ FEATURES

- Vcc operation voltage : 5V
- Low power consumption :
  - 45mA (Max.) write current
  - 2mA (Max.) read current
  - 0.6uA (Typ.) CMOS standby current
- High speed access time :
  - 70 70ns (Max.)
  - 10 100ns (Max.)
- Input levels are CMOS-compatible
- Automatic power down when chip is deselected
- Three state outputs
- Fully static operation
- Data retention supply voltage as low as 1.2V
- Easy expansion with CE2, CE1, and OE options

### ■ DESCRIPTION

The MX66C1024 is a high performance, extremely low power CMOS


Static Random Access Memory organized as 131,072 words by 8 bits and operates at 5.0V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.005uA and maximum access time of 70ns and 100ns. Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The MX66C1024 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The MX66C1024 is available in the JEDEC standard 32 pin SOP, STSOP and TSOP.

### ■ PIN CONFIGURATIONS



### ■ BLOCK DIAGRAM





## ■ PIN DESCRIPTIONS

| Name   | Function   |
|--|--|
| <b>A0-A16 Address Input</b>                                | These 17 address input select one of the 131,072 x 8-bit words in the RAM  |
| <b>CE1 Chip Enable 1 Input<br/>CE2 Chip Enable 2 Input</b> | CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected. |
| <b>WE Write Enable Input</b>                               | The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.           |
| <b>OE Output Enable Input</b>                              | The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OE is inactive.                        |
| <b>DQ0 – DQ7 Data Input/Output Ports</b>                   | These 8 bi-directional ports are used to read data from or write data into the RAM.  |
| <b>Vcc</b>   | Power Supply   |
| <b>Gnd</b>   | Ground   |

## ■ TRUTH TABLE

| MODE                         | WE | CE1 | CE2 | OE | I/O OPERATION | Vcc CURRENT                            |
|------------------------------|----|-----|-----|----|---------------|--|
| Not selected<br>(Power Down) | X  | H   | X   | X  | High Z        | I <sub>CCSB</sub> , I <sub>CCSB1</sub> |
|                              | X  | X   | L   | X  |               |  |
| Output Disabled              | H  | L   | H   | H  | High Z        | I <sub>CC</sub>                        |
| Read                         | H  | L   | H   | L  | DOUT          | I <sub>CC</sub>                        |
| Write                        | L  | L   | H   | X  | DIN           | I <sub>CC</sub>                        |

## ■ ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| SYMBOL           | PARAMETER                            | RATING       | UNITS |
|------------------|--------------------------------------|--------------|-------|
| VTERM            | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V     |
| TBIAS            | Temperature Under Bias               | -40 to +125  | °C    |
| TSTG             | Storage Temperature                  | -60 to +150  | °C    |
| P <sub>T</sub>   | Power Dissipation                    | 1.0          | W     |
| I <sub>OUT</sub> | DC Output Current                    | 20           | mA    |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ■ OPERATING RANGE

| RANGE      | AMBIENT TEMPERATURE |
|------------|---------------------|
| Commercial | 0 °C to +70 °C      |
| Industrial | -40 °C to +70 °C    |

## ■ CAPACITANCE<sup>(1)</sup> (TA = 25°C, f = 1.0 MHz)

| SYMBOL          | PARAMETER                | CONDITIONS           | MAX. | UNIT |
|-----------------|--------------------------|----------------------|------|------|
| C <sub>IN</sub> | Input Capacitance        | V <sub>IN</sub> =0V  | 6    | pF   |
| C <sub>DQ</sub> | Input/Output Capacitance | V <sub>I/O</sub> =0V | 8    | pF   |

1. This parameter is guaranteed and not tested.

### ■ DC ELECTRICAL CHARACTERISTICS ( TA = 0 to + 70°C )

| PARAMETER NAME     | PARAMETER                                    | TEST CONDITIONS  | MIN. | TYP. <sup>(1)</sup> | MAX.                 | UNITS |
|--------------------|--|--|------|---------------------|----------------------|-------|
| V <sub>IL</sub>    | Guaranteed Input Low Voltage <sup>(2)</sup>  |  | -0.5 | --                  | 0.8                  | V     |
| V <sub>IH</sub>    | Guaranteed Input High Voltage <sup>(2)</sup> |  | 2.2  | --                  | V <sub>CC</sub> +0.5 | V     |
| I <sub>IL</sub>    | Input Leakage Current                        | V <sub>CC</sub> = Max, V <sub>IN</sub> = 0V to V <sub>CC</sub>   | --   | --                  | 1                    | uA    |
| I <sub>OL</sub>    | Output Leakage Current                       | V <sub>CC</sub> = Max, CE1 = V <sub>IH</sub> , CE2 = V <sub>IL</sub> or OE = V <sub>IH</sub> , V <sub>IO</sub> = 0V to V <sub>CC</sub> | --   | --                  | 1                    | uA    |
| V <sub>OL</sub>    | Output Low Voltage                           | V <sub>CC</sub> = Max, I <sub>OL</sub> = 1mA   | --   | --                  | 0.4                  | V     |
| V <sub>OH</sub>    | Output High Voltage                          | V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.5mA  | 2.4  | --                  | --                   | V     |
| I <sub>CC</sub>    | Operating Power Supply Current               | CE1 = V <sub>IL</sub> , or CE2 = V <sub>IH</sub> , V <sub>CC</sub> = 5.0 V<br>I <sub>DD</sub> = 0mA, F = Fmax <sup>(3)</sup>           | --   | --                  | 45                   | mA    |
| I <sub>CCSB</sub>  | Standby Power Supply Current                 | CE1 = V <sub>IH</sub> , or CE2 = V <sub>IL</sub> , V <sub>CC</sub> = 5.0 V<br>I <sub>DD</sub> = 0mA, F = Fmax <sup>(3)</sup>           | --   | --                  | 2                    | mA    |
| I <sub>CCSB1</sub> | Power Down Supply Current                    | CE1 $\geq$ V <sub>CC</sub> -0.2V, CE2 $\leq$ 0.2V,<br>V <sub>IN</sub> $\geq$ V <sub>CC</sub> -0.2V or V <sub>IN</sub> $\leq$ 0.2V      | --   | 0.6                 | 3                    | uA    |

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

3. Fmax = 1/t<sub>RC</sub>.


### ■ DATA RETENTION CHARACTERISTICS ( TA = 0 to + 70°C )

| SYMBOL            | PARAMETER                            | TEST CONDITIONS   | MIN.                           | TYP. <sup>(1)</sup> | MAX. | UNITS |
|-------------------|--------------------------------------|---|--------------------------------|---------------------|------|-------|
| V <sub>DR</sub>   | V <sub>CC</sub> for Data Retention   | CE1 $\geq$ V <sub>CC</sub> - 0.2V, CE2 $\leq$ 0.2V,<br>VIN $\geq$ V <sub>CC</sub> - 0.2V or VIN $\leq$ 0.2V | 1.2                            | --                  | --   | V     |
| I <sub>CCDR</sub> | Data Retention Current               | CE1 $\geq$ V <sub>CC</sub> - 0.2V, CE2 $\leq$ 0.2V,<br>VIN $\geq$ V <sub>CC</sub> - 0.2V or VIN $\leq$ 0.2V | --                             | 0.005               | 0.2  | uA    |
| t <sub>CDR</sub>  | Chip Deselect to Data Retention Time | See Retention Waveform  | 0                              | --                  | --   | ns    |
| t <sub>R</sub>    | Operation Recovery Time              |   | T <sub>RC</sub> <sup>(2)</sup> | --                  | --   | ns    |


1. V<sub>CC</sub> = 1.5V, T<sub>A</sub> = + 25°C

2. t<sub>RC</sub> = Read Cycle Time

### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) ( CE1 Controlled )





### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (2) ( CE2 Controlled )




**■ AC TEST CONDITIONS**

|                           |        |
|---------------------------|--------|
| Input Pulse Levels        | Vcc/0V |
| Input Rise and Fall Times | 5ns    |
| Input and Output          |        |
| Timing Reference Level    | 0.5Vcc |




**■ AC TEST LOADS AND WAVEFORMS**

**FIGURE 1A**

**FIGURE 1B**

THEVENIN EQUIVALENT  
600 Ω


**FIGURE 2**
**■ AC ELECTRICAL CHARACTERISTICS (over the operating range)**
**READ CYCLE**

| JEDEC PARAMETER NAME | PARAMETER NAME | DESCRIPTION  | MX66C1024-70 |      |      | MX66C1024-10 |      |      | UNIT |
|----------------------|----------------|--|--------------|------|------|--------------|------|------|------|
|                      |                |  | MIN.         | TYP. | MAX. | MIN.         | TYP. | MAX. |      |
| $t_{AVAX}$           | $t_{RC}$       | Read Cycle Time  | 70           | --   | --   | 100          | --   | --   | ns   |
| $t_{AVQV}$           | $t_{AA}$       | Address Access Time                                    | --           | --   | 70   | --           | --   | 100  | ns   |
| $t_{E1LQV}$          | $t_{ACS1}$     | Chip Select Access Time ( $\overline{CE1}$ )           | --           | --   | 70   | --           | --   | 100  | ns   |
| $t_{E2HOV}$          | $t_{ACS2}$     | Chip Select Access Time ( $CE2$ )                      | --           | --   | 70   | --           | --   | 100  | ns   |
| $t_{GLQV}$           | $t_{OE}$       | Output Enable to Output Valid                          | --           | --   | 50   | --           | --   | 50   | ns   |
| $t_{E1LQX}$          | $t_{CLZ1}$     | Chip Select to Output Low Z ( $\overline{CE1}$ )       | 10           | --   | --   | 10           | --   | --   | ns   |
| $t_{E2HOX}$          | $t_{CLZ2}$     | Chip Select to Output Low Z ( $CE2$ )                  | 10           | --   | --   | 10           | --   | --   | ns   |
| $t_{GLQX}$           | $t_{OLZ}$      | Output Enable to Output in Low Z                       | 10           | --   | --   | 10           | --   | --   | ns   |
| $t_{E1HQZ}$          | $t_{CHZ1}$     | Chip Deselect to Output in High Z ( $\overline{CE1}$ ) | 0            | --   | 40   | 0            | --   | 40   | ns   |
| $t_{E2HQZ}$          | $t_{CHZ1}$     | Chip Deselect to Output in High Z ( $CE2$ )            | 0            |      | 40   | 0            |      | 40   | ns   |
| $t_{GHQZ}$           | $t_{OHZ}$      | Output Disable to Output in High Z                     | 0            | --   | 35   | 0            | --   | 35   | ns   |
| $t_{AXOX}$           | $t_{OH}$       | Output Disable to Output Address Change                | 10           | --   | --   | 10           | --   | --   | ns   |

1. Typical characteristics are at  $Vcc = 5V$ ,  $T_A = 25^\circ C$ .

**■ SWITCHING WAVEFORMS (READ CYCLE)**
**READ CYCLE1** (1,2,4)

**READ CYCLE2** (1,3,4)

**READ CYCLE3** (1,4)

**NOTES:**

1. WE is high for read Cycle.
2. Device is continuously selected when  $\overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
3. Address valid prior to or coincident with  $\overline{CE1}$  transition low and/or  $CE2$  transition high.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1B.  
The parameter is guaranteed but not 100% tested.

■ AC ELECTRICAL CHARACTERISTICS (over the operating range)


WRITE CYCLE


| JEDEC<br>PARAMETER<br>NAME | PARAMETER<br>NAME | DESCRIPTION   | MX66C1024-70<br>MIN. TYP. MAX. |    |    | MX66C1024-10<br>MIN. TYP. MAX. |    |    | UNIT |
|----------------------------|-------------------|---|--------------------------------|----|----|--------------------------------|----|----|------|
| $t$                        |                   |   | 70                             | -- | -- | 100                            | -- | -- | ns   |
| $t_{E1LWH}$                | $t_{CW}$          | Chip Select to End of Write                             | 70                             | -- | -- | 100                            | -- | -- | ns   |
| $t_{AVWL}$                 | $t_{AS}$          | Address Set up Time                                     | 0                              | -- | -- | 0                              | -- | -- | ns   |
| $t_{AVWH}$                 | $t_{AW}$          | Address Valid to End of Write                           | 70                             | -- | -- | 10                             | -- | -- | ns   |
| $t_{WLWH}$                 | $t_{WP}$          | Write Pulse Width                                       | 50                             | -- | -- | 50                             | -- | -- | ns   |
| $t_{WHAX}$                 | $t_{WR1}$         | Write Recovery Time ( $\overline{CE1}, \overline{WE}$ ) | 0                              | -- | -- | --                             | -- | -- | ns   |
| $t_{E2LAX}$                | $t_{WR2}$         | Write Recovery Time ( $CE2$ )                           | 0                              | -- | -- | --                             | -- | -- | ns   |
| $t_{WLOZ}$                 | $t_{WHZ}$         | Write to Output in High Z                               | --                             | -- | 30 | --                             | -- | 30 | ns   |
| $t_{DVWH}$                 | $t_{DW}$          | Data to Write Time Overlap                              | 30                             | -- | -- | 30                             | -- | -- | ns   |
| $t_{WHDX}$                 | $t_{DH}$          | Data Hold from Write Time                               | 0                              | -- | -- | 0                              | -- | -- | ns   |
| $t_{GHOZ}$                 | $t_{OHZ}$         | Output Disable to Output in High Z                      | 0                              | -- | 30 | 0                              | -- | 30 | ns   |
| $t_{WHQX}$                 | $t_{OW}$          | End of Write to Output Active                           | 5                              | -- | -- | 5                              | -- | -- | ns   |

1. Typical characteristics are at  $Vcc = 5V$ ,  $T_A = 25^\circ C$ .

■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 <sup>(1)</sup>




**WRITE CYCLE2 (1,6)**

**NOTES:**

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low ( $\overline{OE} = V_{IL}$ ).
7. Dout is the same phase of write data of this write cycle.
8. Dout is the read data of next address.
9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. Tcw is measured from the later of CE1 going low or CE2 going high to the end of write.


| SPEED<br>(ns) | ORDERING<br>PART NUMBER | PACKAGE        | TEMPERATURE RANGE |
|---------------|-------------------------|----------------|-------------------|
| 70            | MX66C1024MC - 70        | SOP - 32 PIN   | 0° C to + 70° C   |
| 100           | MX66C1024MC - 10        | SOP - 32 PIN   | 0° C to + 70° C   |
| 70            | MX66C1024MI - 70        | SOP - 32 PIN   | -40° C to + 85° C |
| 100           | MX66C1024MI - 10        | SOP - 32 PIN   | -40° C to + 85° C |
| 70            | MX66C1024TC - 70        | TSOP - 32 PIN  | 0° C to + 70° C   |
| 100           | MX66C1024TC - 10        | TSOP - 32 PIN  | 0° C to + 70° C   |
| 70            | MX66C1024TI - 70        | TSOP - 32 PIN  | -40° C to + 85° C |
| 100           | MX66C1024TI - 10        | TSOP - 32 PIN  | -40° C to + 85° C |
| 70            | MX66C1024SC - 70        | STSOP - 32 PIN | 0° C to + 70° C   |
| 100           | MX66C1024SC - 10        | STSOP - 32 PIN | 0° C to + 70° C   |
| 70            | MX66C1024SI - 70        | STSOP - 32 PIN | -40° C to + 85° C |
| 100           | MX66C1024SI - 10        | STSOP - 32 PIN | -40° C to + 85° C |

#### ■ PACKAGE DIMENSIONS




| UNIT | INCH(BASE)  | MM(REF.)     |
|------|-------------|--------------|
| A    | 0.118(MAX)  | 2.997(MAX)   |
| A1   | 0.004(MIN)  | 0.102(MIN)   |
| A2   | 0.104±0.004 | 2.642±0.102  |
| b    | 0.016(TYP)  | 0.406(TYP)   |
| C    | 0.008(TYP)  | 0.203(TYP)   |
| D    | 0.805±0.005 | 20.447±0.127 |
| E    | 0.445±0.005 | 11.303±0.127 |
| E1   | 0.556±0.012 | 14.122±0.305 |
| e    | 0.050(TYP)  | 1.270(TYP)   |
| L    | 0.031±0.008 | 0.787±0.203  |
| L1   | 0.055±0.008 | 1.397±0.203  |
| S    | 0.0275(TYP) | 0.6985(TYP)  |
| y    | 0.004(MAX)  | 0.102(MAX)   |
| θ    | 0°-10°      | 0°-10°       |

SOP-32

**■ PACKAGE DIMENSIONS (continued)**


| UNIT<br>SYMBOL | INCH(BASE)   | MM(REF.)   |
|----------------|--------------|------------|
| A              | 0.047(MAX)   | 1.20(MAX)  |
| A1             | 0.004±0.002  | 0.10±0.05  |
| A2             | 0.039±0.002  | 1.00±0.05  |
| b              | 0.008(TYP)   | 0.20(TYP)  |
| C              | 0.006(TYP)   | 0.15(TYP)  |
| Db             | 0.724±0.004  | 18.40±0.10 |
| E              | 0.315±0.004  | 8.00±0.10  |
| e              | 0.020(TYP)   | 0.50(TYP)  |
| D              | 0.787±0.008  | 20.00±0.20 |
| L1             | 0.0315±0.004 | 0.80±0.10  |
| y              | 0.004(MAX)   | 0.102(MAX) |
| θ              | 0°-5°        | 0°-5°      |
| (Option 1)     |              |            |
| L              | 0.020±0.004  | 0.50±0.10  |
| (Option 2)     |              |            |
| L              | 0.024±0.004  | 0.60±0.10  |

**TSOP-32**


| UNIT<br>SYMBOL | INCH(BASE)   | MM(REF.)   |
|----------------|--------------|------------|
| A              | 0.047(MAX)   | 1.20(MAX)  |
| A1             | 0.004±0.002  | 0.10±0.05  |
| A2             | 0.039±0.002  | 1.00±0.05  |
| b              | 0.008(TYP)   | 0.20(TYP)  |
| C              | 0.006(TYP)   | 0.15(TYP)  |
| Db             | 0.465±0.004  | 11.80±0.10 |
| E              | 0.315±0.004  | 8.00±0.10  |
| e              | 0.020(TYP)   | 0.50(TYP)  |
| D              | 0.528±0.008  | 13.40±0.20 |
| L              | 0.020±0.004  | 0.50±0.10  |
| L1             | 0.0315±0.004 | 0.80±0.10  |
| y              | 0.004(MAX)   | 0.102(MAX) |
| θ              | 0°-5°        | 0°-5°      |

**STSOP-32**



**This page is left blank intentionally.**